ABSTRACT A pulse-based behavioral model is proposed and implemented in HSPICE. Hysteresis-loop and pulse measurement results are used to extract the model parameters. The model accurately predicts the bitline voltage of a ferroelectric memory testchip.
© 2000, by The Institute of Electrical and Electronics Engineers, Inc. All rights reserved.